

COMPAL CONFIDENTIAL

MODEL NAME : ADP80/81

PCB NO : LA-C841P

BOM P/N : 4319YK31LXX

GPIO MAP: Gen7 GPIO Master\_0115

Park City 15" H DSC

Skylake H

2015-09-08

REV : 1.0 (A00)

@ : Nopop Component

EMC@ : EMI, ESD and RF Component

@EMC@ : EMI, ESD and RF Nopop Component

XDP@ : XDP Component

CONN@ : Connector Component

TB@ : AR TBT Component

DIS@ : GPU Component

UMA@ : UMA Component

Litho@ : GPU Litho Component

Tropo@ : GPU Tropo Component

H/P Check RE300

MB PCB

Part Number	Description
DA21E000101	PCB ADP80 LA-C841P LS-C641P

Layout Dell logo




COPYRIGHT 2015  
ALL RIGHT RESERVED  
REV: A00  
PWB:

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title		Cover Sheet	
Size	Document Number	Rev	
LA-C841P		0.1	
Date:	Tuesday, September 08, 2015	Sheet	1 of 74



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block diagram

LA-C841P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Rev	Document Number	Rev
1.0	LA-C841P	1.0
1.0	LA-C841P	1.0

## POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

## PM TABLE

State	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_SUS +1.2V_MEM +1.0V_VCCST +2.5V_MEM	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.5V_RUN	(M-OFF) +3.3V_M +3.3V_M +VCC_CORE +VCC_GT +1.0VS_VCCIO +VCC_SA
S0	ON	ON	ON	ON
S3	ON	ON	OFF	ON
S5 S4/AC	ON	OFF	OFF	ON
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	TU662	0.5
			Add Plating		
1	Top	3.7	Copper foil	0.5oz+plating	1.8
2	GND	3.7	Prepreg	1080	1.8
3	IN 1	3.7	Copper foil	1oz	1.25
4	GND.PWR	3.8	Core	4mil	3.97
5	IN 2	3.7	Copper foil	1oz	1.25
6	IN 3	3.8	Prepreg	2116H	1.9
7	GND.PWR	3.7	Copper foil	1oz	1.25
8	IN 4	3.8	Core	4mil	3.97
9	GND	3.7	Copper foil	1oz	1.25
10	Bottom	3.7	Prepreg	1080	1.8
			Add Plating	0.5oz+plating	1.8
			SolderMask	TU662	0.5
Overall Thickness (1.2mm ± 10%)					1.26312


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB3-->Right up
USB3.0-2	SSIC-1			JNGFF2-->M2 3042(LTE)
USB3.0-3	SSIC-2			JUSB1-->Right down
USB3.0-4				JUSB2-->Rear
USB3.0-5				NA
USB3.0-6				EDOCK
USB3.0-7		PCIE-1		JNGFF1-->M.2 3030(WIGIG)
USB3.0-8		PCIE-2		JNGFF1-->M.2 3030(WLAN)
USB3.0-9		PCIE-3		Card Reader
USB3.0-10		PCIE-4		LOM
		PCIE-5		
		PCIE-6		
		PCIE-7		
		PCIE-8		
		PCIE-9	SATA-0A	
		PCIE-10	SATA-1A	M.2 Socket 3 (Key M) M.2 2280 SSD (PCIex4 or SATA)
		PCIE-11		
		PCIE-12		
		PCIE-13	SATA-0B	NA
		PCIE-14	SATA-1B	M.2 3042 (HCA or QCA LTE) SSD Cache
		PCIE-15	SATA-2	JSATA1-->HDD SATA
		PCIE-16	SATA-3	EDOCK E-SATA
		PCIE-17	SATA-4	NA
		PCIE-18	SATA-5	NA
		PCIE-19		NA
		PCIE-20		NA

USB PORT#	DESTINATION
1	JUSB3-->Right up
2	JUSB1-->Right down
3	JUSB2 ->Rear
4	NA
5	EDOCK Port B
6	JNGFF1--> M.2 3030(BT)
7	EDOCK Port A
8	JNGFF2-->M2 3042(WWAN)
9	JEDP1-->Touch Screen
10	JUSH1-->USH
11	JEDP1-->Camera

USH	0	BIO
	1	NA

Check

VIDEO		DESTINATION	
eDP		LCD	
DDI-C	DeMux 1	M.2 3030 (WiGig)	
		EDOCK Port B	
		Alpine Ridge - SP (pop only on Precision SKU)	
DDI-B	DeMux 2		EDOCK Port A
			JHDMI1
DDI-D	CONV	MB VGA	
	VGA SW	DOCK VGA	




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title		Port assignment	
Size	Document Number	LA-C841P	
Date:	Tuesday, September 08, 2015	Sheet	3 of 74



CPU PWR  
PCH PWR  
GPU PWR  
Peripheral Device PWR

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
Power rails			
Size	Document Number	Rev	
	LA-C841P	0.1	
Date:	Tuesday, September 08, 2015	Sheet	4 of 74






PEG\_CRX\_GTX\_P[0..15] <<PEG\_CRX\_GTX\_P[0..15] <50>  
PEG\_CRX\_GTX\_N[0..15] <<PEG\_CRX\_GTX\_N[0..15] <50>  
PEG\_CTX\_C\_GRX\_P[0..15] >>PEG\_CTX\_C\_GRX\_P[0..15] <50>  
PEG\_CTX\_C\_GRX\_N[0..15] >>PEG\_CTX\_C\_GRX\_N[0..15] <50>

		CPU1C SKYLAKE_HALO																	
		BGA1440																	
PEG_CRX_GTX_P15	E25	PEG_RXP[0]	PEG_TXP[0]	B25	PEG_CTX_GRX_P15Tropo@CC67	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P15								
PEG_CRX_GTX_N15	D25	PEG_RXN[0]	PEG_TXN[0]	A25	PEG_CTX_GRX_N15Tropo@CC44	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N15								
PEG_CRX_GTX_P14	E24	PEG_RXP[1]	PEG_TXP[1]	B24	PEG_CTX_GRX_P14Tropo@CC68	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P14								
PEG_CRX_GTX_N14	F24	PEG_RXN[1]	PEG_TXN[1]	C24	PEG_CTX_GRX_N14Tropo@CC45	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N14								
PEG_CRX_GTX_P13	E23	PEG_RXP[2]	PEG_TXP[2]	B23	PEG_CTX_GRX_P13Tropo@CC51	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P13								
PEG_CRX_GTX_N13	D23	PEG_RXN[2]	PEG_TXN[2]	A23	PEG_CTX_GRX_N13Tropo@CC53	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N13								
PEG_CRX_GTX_P12	E22	PEG_RXP[3]	PEG_TXP[3]	B22	PEG_CTX_GRX_P12Tropo@CC52	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P12								
PEG_CRX_GTX_N12	F22	PEG_RXN[3]	PEG_TXN[3]	C22	PEG_CTX_GRX_N12Tropo@CC73	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N12								
PEG_CRX_GTX_P11	E21	PEG_RXP[4]	PEG_TXP[4]	B21	PEG_CTX_GRX_P11Tropo@CC69	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P11								
PEG_CRX_GTX_N11	D21	PEG_RXN[4]	PEG_TXN[4]	A21	PEG_CTX_GRX_N11Tropo@CC46	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N11								
PEG_CRX_GTX_P10	E20	PEG_RXP[5]	PEG_TXP[5]	B20	PEG_CTX_GRX_P10Tropo@CC54	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P10								
PEG_CRX_GTX_N10	F20	PEG_RXN[5]	PEG_TXN[5]	C20	PEG_CTX_GRX_N10Tropo@CC74	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N10								
PEG_CRX_GTX_P9	E19	PEG_RXP[6]	PEG_TXP[6]	B19	PEG_CTX_GRX_P9 Tropo@CC55	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P9								
PEG_CRX_GTX_N9	D19	PEG_RXN[6]	PEG_TXN[6]	A19	PEG_CTX_GRX_N9 Tropo@CC47	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N9								
PEG_CRX_GTX_P8	E18	PEG_RXP[7]	PEG_TXP[7]	B18	PEG_CTX_GRX_P8 Tropo@CC70	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P8								
PEG_CRX_GTX_N8	F18	PEG_RXN[7]	PEG_TXN[7]	C18	PEG_CTX_GRX_N8 Tropo@CC56	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N8								
PEG_CRX_GTX_P7	D17	PEG_RXP[8]	PEG_TXP[8]	A17	PEG_CTX_GRX_P7 DIS@ CC57	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P7								
PEG_CRX_GTX_N7	E17	PEG_RXN[8]	PEG_TXN[8]	B17	PEG_CTX_GRX_N7 DIS@ CC75	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N7								
PEG_CRX_GTX_P6	F16	PEG_RXP[9]	PEG_TXP[9]	C16	PEG_CTX_GRX_P6 DIS@ CC58	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P6								
PEG_CRX_GTX_N6	E16	PEG_RXN[9]	PEG_TXN[9]	B16	PEG_CTX_GRX_N6 DIS@ CC48	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N6								
PEG_CRX_GTX_P5	D15	PEG_RXP[10]	PEG_TXP[10]	A15	PEG_CTX_GRX_P5 DIS@ CC71	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P5								
PEG_CRX_GTX_N5	E15	PEG_RXN[10]	PEG_TXN[10]	B15	PEG_CTX_GRX_N5 DIS@ CC59	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N5								
PEG_CRX_GTX_P4	F14	PEG_RXP[11]	PEG_TXP[11]	C14	PEG_CTX_GRX_P4 DIS@ CC60	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P4								
PEG_CRX_GTX_N4	E14	PEG_RXN[11]	PEG_TXN[11]	B14	PEG_CTX_GRX_N4 DIS@ CC76	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N4								
PEG_CRX_GTX_P3	D13	PEG_RXP[12]	PEG_TXP[12]	A13	PEG_CTX_GRX_P3 DIS@ CC61	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P3								
PEG_CRX_GTX_N3	E13	PEG_RXN[12]	PEG_TXN[12]	B13	PEG_CTX_GRX_N3 DIS@ CC49	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N3								
PEG_CRX_GTX_P2	F12	PEG_RXP[13]	PEG_TXP[13]	C12	PEG_CTX_GRX_P2 DIS@ CC72	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P2								
PEG_CRX_GTX_N2	E12	PEG_RXN[13]	PEG_TXN[13]	B12	PEG_CTX_GRX_N2 DIS@ CC62	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N2								
PEG_CRX_GTX_P1	D11	PEG_RXP[14]	PEG_TXP[14]	A11	PEG_CTX_GRX_P1 DIS@ CC63	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P1								
PEG_CRX_GTX_N1	E11	PEG_RXN[14]	PEG_TXN[14]	B11	PEG_CTX_GRX_N1 DIS@ CC77	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N1								
PEG_CRX_GTX_P0	F10	PEG_RXP[15]	PEG_TXP[15]	C10	PEG_CTX_GRX_P0 DIS@ CC64	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_P0								
PEG_CRX_GTX_N0	E10	PEG_RXN[15]	PEG_TXN[15]	B10	PEG_CTX_GRX_N0 DIS@ CC50	2	1	0.22U	0402	10V6K	PEG_CTX_C_GRX_N0								


		PEG_COMP G2		PEG_RCOMP															
<17>	DMI_CRX_PTX_P0	>>	DMI_CRX_PTX_P0	D8	DMI_RXP[0]	DMI_TXP[0]	B8	DMI_CTX_PRX_P0	>>	DMI_CTX_PRX_P0	<17>								
<17>	DMI_CRX_PTX_N0	>>	DMI_CRX_PTX_N0	E8	DMI_RXN[0]	DMI_TXN[0]	A8	DMI_CTX_PRX_N0	>>	DMI_CTX_PRX_N0	<17>								
<17>	DMI_CRX_PTX_P1	>>	DMI_CRX_PTX_P1	E6	DMI_RXP[1]	DMI_TXP[1]	C6	DMI_CTX_PRX_P1	>>	DMI_CTX_PRX_P1	<17>								
<17>	DMI_CRX_PTX_N1	>>	DMI_CRX_PTX_N1	F6	DMI_RXN[1]	DMI_TXN[1]	B6	DMI_CTX_PRX_N1	>>	DMI_CTX_PRX_N1	<17>								
<17>	DMI_CRX_PTX_P2	>>	DMI_CRX_PTX_P2	D5	DMI_RXP[2]	DMI_TXP[2]	B5	DMI_CTX_PRX_P2	>>	DMI_CTX_PRX_P2	<17>								
<17>	DMI_CRX_PTX_N2	>>	DMI_CRX_PTX_N2	E5	DMI_RXN[2]	DMI_TXN[2]	A5	DMI_CTX_PRX_N2	>>	DMI_CTX_PRX_N2	<17>								
<17>	DMI_CRX_PTX_P3	>>	DMI_CRX_PTX_P3	J8	DMI_RXP[3]	DMI_TXP[3]	D4	DMI_CTX_PRX_P3	>>	DMI_CTX_PRX_P3	<17>								
<17>	DMI_CRX_PTX_N3	>>	DMI_CRX_PTX_N3	J9	DMI_RXN[3]	DMI_TXN[3]	B4	DMI_CTX_PRX_N3	>>	DMI_CTX_PRX_N3	<17>								


REV = 1  
SKL-H\_BGA1440


DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
Title		SKL-H (1/8)	
Size	Document Number	LA-C841P	
Date: Tuesday, September 08, 2015		Sheet 6	of 74
		Rev 0.1	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.





File	SKL-H (5/8)		
Size	Document Number	LA-C841P	
Date	Tuesday, September 08, 2015	Sheet	10 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







## +VCCPLL\_OC source



## +1.0V\_VCCSTG source



## +1.0V\_VCCST source



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.








Title		SKL-H (6/8)	
Size	Document Number	LA-C841P	
Date:	Tuesday, September 08, 2015	Sheet	11 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For SKL-H 4+2  
Remove VCCOPC/VCCEPIO/  
VCCOPC\_1P8 Cap



Remove VCC\_5A cap  
from EE side.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



File	SKL-H (7/8)		
Size	Document Number	LA-C841P	
Date	Tuesday, September 08, 2015	Sheet	12 of 74

Rev 0.1





PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title				
SKL-H (8/8)				
Size	Document Number			Rev
	LA-C841P			0.1
Date:	Tuesday, September 08, 2015	Sheet	13 of 74	

<< DDR\_A\_DQS[0..8] >>>  
 << DDR\_A\_DQS[9..16] >>>  
 << DDR\_A\_DQS[17..24] >>>  
 << DDR\_A\_DQS[25..32] >>>

Layout Note:  
Place near JDIMM1





Layout Note:  
Place near JDIMM1.203,204









## DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0



<7,15,20,45> DDR\_XDP\_WAN\_SMBCLK << 3.3V\_RUN\_DIMM1


## JDIMM1 REV Type H=9.2





# JDIMM2 REV Type H=5.2

<> DDR\_B\_DQS[0..8] <>>>  
 <> DDR\_B\_DQS[9..16] <>>>  
 <> DDR\_B\_MA[0..16] <>>>  
 <> DDR\_B\_D[0..63] <>>>  
 <> DDR\_B\_CB[0..7] <>>>

Layout Note:  
Place near JDIMM2




Layout Note:  
Place near  
JDIMM2.203,204



## DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0



<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <>>>

<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <7,14,20,45>



<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBCLK <7,14,20,45>

<7,14,20,45> DDR\_XDP\_WAN\_SMBDAT <7,14,20,45>



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



DDR4

LA-C841P

Date: Tuesday, September 08, 2015 Sheet 15 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Not to be disclosed

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SKYLake PCH-H (2/9)


LA-C841P

Date: Tuesday, September 08, 2015 Sheet 17 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








9/5 MOW

Option 1 implement a 1k Ohm pull-down resistor on the signal and populate the required 1k Ohm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.

Note that the pull down resistor on SPI0\_IO3 is only needed for SKL U/Y platform with ES and SKL S/H platform with pre-ES1/ES1 samples.






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		SKYLAKE PCH-H (4/9)	
Size	Document Number	LA-C841P	
Date	Tuesday, September 08, 2015	Sheet	19 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Service Mode Switch:  
Add a switch to ME\_FWP signal to unlock the ME region and allow the entire region of the SR flash to be updated using FR



FLASH DESCRIPTOR SECURITY OVERRIDE  
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short  
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short






Vinafix.com

Right Side (Up) JUSB3  
M.2 3042 (LTE)






EDOCK

Right Side (Down) JUSB1

Rear Side JUSB2








# DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		SKYLAKE PCH-H (6/9)	
Size	Document Number	LA-C841P	Rev 0.1
Date:	Tuesday, September 08, 2015	Sheet 21 of 74	


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
SKYLAKE PCH-H (7/9)			
Rev 0.1			
LA-C841P			
Date:	Tuesday, September 08, 2015	Sheet	22 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		SKYLAKE PCH-H (8/9)	
Size	Document Number	LA-C841P	Rev 0.1
Date:	Tuesday, September 08, 2015	Sheet 23	of 74




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
SKYLAKE PCH-H (9/9)			
Size	Document Number	Rev	0.1
Date: Tuesday, September 08, 2015		Sheet	24 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



D

<26> HDMI\_TX\_P2  
<26> HDMI\_TX\_N2  
<26> HDMI\_TX\_P1  
<26> HDMI\_TX\_N1  
<26> HDMI\_TX\_P0  
<26> HDMI\_TX\_N0  
<26> HDMI\_CLKP  
<26> HDMI\_CLKN





C

B



Enable active DDC buffer; Internal pull down at ~150kΩ, 3.3V  
L: default, passive DDC pass-through  
H: active DDC buffer with default threshold  
M: active DDC pass-through without internal pull up



Receiver equalization setting Internal pull down at ~150kΩ, 3.3V  
L: programmable EQ for channel loss up to 12.4dB  
H: programmable EQ for channel loss up to 4.3dB  
M: programmable EQ for channel loss up to 8.6dB



TMDS output swing adjustment; Internal pull down at ~150kΩ, 3.3V  
L: default  
H: increase +13%  
M: reduce -13%




Output pre-emphasis setting; Internal pull down at ~150kΩ, 3.3V  
L: no pre-emphasis  
H: 1.6dB pre-emphasis  
M: 2.5dB pre-emphasis

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
HDMI CONN			
LA-C841P	Rev 0.1		
Date: Tuesday, September 08, 2015	Sheet 25 of 74		





Internally tied to VDD33/2 3.3V I/O  
PCx =  
M:DP Portx output configuration is set by link training (default)  
H:DP Portx output with fixed 800 mV and 0dB  
L:DP Portx output with fixed 400 mV and 0dB  
x=1, 2


Internally tied to VDD33/2 3.3V I/O  
TMDS\_PRE =  
M:TMDS driver output with no pre-emphasis (default)  
H:TMDS driver output with 2.4dB pre-emphasis  
L:TMDS driver output with 3.3dB pre-emphasis

Internally pull down ~150K.3.3V I/O  
For Control Switching (MODE = M), port is selected as follow:  
[SW1,SW0] = [L,L], DP1 Port is selected (default)  
[SW1,SW0] = [L,H], DP2 Port is selected  
[SW1,SW0] = [H,L], TMDS Port is selected  
[SW1,SW0] = [H,H], TMDS Port is selected  
For Automatic Switching (MODE = H), port priority sequence is controlled as follow:  
[SW1,SW0] = [L,L], DP1 Port > DP2 Port > TMDS Port (default)  
[SW1,SW0] = [L,H], DP1 Port > TMDS Port > DP2 Port  
[SW1,SW0] = [H,L], TMDS Port > DP2 Port > DP1 Port  
[SW1,SW0] = [H,H], TMDS Port > DP1 Port > DP2 Port  
[SW1,SW0] = [L,M], DP2 Port > DP1 Port > TMDS Port  
[SW1,SW0] = [M,M], DP2 Port > TMDS Port > DP1 Port



Internally tied to VDD33/2 3.3V I/O  
PEQ =  
M:default, LEQ, compensate channel loss up to 12dB @ HBR2 (default)  
H:HEQ, compensate channel loss up to 15dB @ HBR2  
L:LLEQ, compensate channel loss up to 5dB @ HBR2



<21> PCH\_DP1\_HPD



@ T222 PAD-D









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
DP SW PS8349B			
Size	Document Number		Rev
	LA-C841P		0.1
Date:	Tuesday, September 08, 2015		Sheet 28 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




```













Internally pull down ~150K.3.3V I/O:
For Control Switching Mode (CFG = L):
[SW1,SW0] = [L,L], Port1 is selected (default)
[SW1,SW0] = [L,H], Port2 is selected
[SW1,SW0] = [H,L], Port3 is selected
[SW1,SW0] = [H,H], Port3 is selected
For Automatic Switching Mode (CFG = H):
[SW1,SW0] = [L,L], Port1>Port2>Port3 (default)
[SW1,SW0] = [L,H], Port1>Port3>Port2
[SW1,SW0] = [H,L], Port3>Port2>Port1
[SW1,SW0] = [H,H], Port3>Port1>Port2
[SW1,SW0] = [L,M], Port2>Port1>Port3
[SW1,SW0] = [M,M], Port2>Port3>Port1

```

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title			DP - VGA
Size	Document Number	Rev 0.1	
Date: Tuesday, September 08, 2015			Sheet 28 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.












Use SA00004RS00 as main source




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

LINK 50398-04041-001 DONE



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




# LAN ANALOG SWITCH

DOCKED	1: TO DOCK
	0: TO RJ45




## RJ45 LOM circuit

+3.3V\_LAN:20mils

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
	Low	High	Write Protect(FW LOCK)



DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**



### Card Reader

**LA-C841P**

Date: Tuesday, September 08, 2015 Sheet 32 of 74


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

NGFF slot A Key A  
80148-3221&80148-4221 Footprint the same



Power Rating TBD				
PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				

The schematic diagram illustrates the connection for the SIM\_PWR pin. It features a network of components: a 10k resistor connected to the SIM\_PWR pin and a 100nF capacitor connected to ground. This network is connected to the JSM1 module pins: VCC, RST, CLK, RFU1, RFU2, DTWS, and SIM\_DET\_R 1. The JSM1 module is also connected to the SIM\_DET\_R 1 pin, which is connected to the SIM\_DET pin of the J2402 module. The J2402 module is connected to the SIM\_DET pin of the J2402 module.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**


Title				NGFF Card			
Size	Document Number						Rev
	LA-C841P						0.1
Date:	Tuesday, September 08, 2015			Sheet	33	of	74

### Internal Speakers Header


40 mils trace keep 20 mil spacing






Place closely to Pin 13.



AUD\_SENSE\_B 1 2 +3.3% DIM. ALU



Reserve for support D3 cold



DELL CONFIDENTIAL/PROPRIETARY




**Compal Electronics, Inc.**

**Codec ALC3235**per  
LA 0015







Rev	0
-----	---

Date: Tuesday, September 08, 2015		Sheet 34 of
-----------------------------------	--	-------------








	VGA_ID0
Discrete	0
UMA	1











Rev  
04

Date: Tuesday, September 08, 2015 Sheet 37 of 74



## 2280 SSD NGFF slot C Key M



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDD CONN






LA-C841P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		Rev
HDD CONN		0.1
Size	Document Number	
Date:	Tuesday, September 08, 2015	Sheet 38 of 74

Release to Dell












DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			
USB SW			
Size	Document Number		Rev
	LA-C841P		0.1
Date:	Tuesday, September 08, 2015	Sheet 39 of 74	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Link Pericom PISUSB2544 Done

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



USB3.0

LA-C841P


File	Document Number	Rev
Size	40	0.1
Date:	Tuesday, September 08, 2015	Sheet 40 of 74



## Touch Pad



## Keyboard



Link 50506-02041-P0 DONE

## RSMRST circuit

Move to CPU page

### @eDP Cable W CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP-CAMERA

### @eDP TS Cable W CAM

Part Number	Description
DC02C007C00	H-CONN SET 13D MB-EDP-CAMERA-TS

### @eDP Cable W/O CAM

Part Number	Description
DC02C007D00	H-CONN SET 13D MB-EDP

### @SATA SPINDLE Cable

Part Number	Description
DC02C007A00	H-CONN SET 13D MB-SPINDLE HDD

### @SATA Cable

Part Number	Description
DC02C007400	H-CONN SET 13D MB-MSATA HDD

### @DC-IN Cable

Part Number	Description
DC30100Q100	CONN SET 13F DCJACK-MB 25W1003-041110F

### @BATT Cable

Part Number	Description
DC02001X800	H-CONN SET 13D MB-BATT CABLE

### @LED FFC

Part Number	Description
NBX0001JG00	FFC 10P F P0.5 PAD0.3 12MM MB-LED/B 13D

### @FP FFC

Part Number	Description
NBX0001JK00	FFC 8P F P0.5 PAD.3 123MM MB-FP VALIDITY

### @TP FFC

Part Number	Description
NBX0001JI00	FFC 16P F P0.5 PAD=0.3 119MM MB-TP 13D

### @USH Board FFC

Part Number	Description
NBX0001JJ00	FFC 26P G P0.5 PAD.3 88MM MB-USH/B 13D

### @RTC BATT

Part Number	Description
GC02001DS00	BATT CR2032 3V 225MAH PA 5 W/C 30MM

### @FAN

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

### @Speak

Part Number	Description
SK230003Q0L	SPK PACK 2JX 2.0W 4 OHM FG

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Keyboard


LA-C841P

Title	Document Number	Rev
Keyboard	LA-C841P	0.1
Date:	Tuesday, September 08, 2015	Sheet 42 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





## HDD LED solution for White LED




## Battery LED




## Breath LED




## POWER & INSTANT ON SWITCH






## LED board CONN



## Fiducial Mark



LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

## DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




## PAD, LED


LA-C841P

Date: Tuesday, September 06, 2015 Sheet 43 of 74


## +3.3V\_WWAN/+3.3V\_RUN source




## +3.3V\_M source




## +3.3V\_WLAN/+3.3V\_LAN source



## +5V\_RUN/+3.3V\_ALW\_PCH source



## +3.3V\_SUS source



Move to USH/B

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power control


LA-C841P

Date: Tuesday, September 08, 2015 Sheet 44 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	pin 3	pin 6	pin 13	pin 16	pin 18
Pericom	TDet_B#	NC	TDet_A#	NC	TDet_EN
TI	GND	DEW2	GND	DEW1	GND
Parade	GND	REXT	B_EQ2	DEW	A_EQ2

## SATA Repeater





		HDD_A_EQ PIN17	HDD_B_EQ PIN19	HDD_A_EQ2 PIN18	HDD_B_EQ2 PIN13	DEW1 PIN16	DEW2 PIN6	HDD_A_PRE PIN9	HDD_B_PRE PIN8
Pericom	PI3EQX6741ST	NC	PD (RN16)	PD (RN83)	PD (RN23)	NC	NC	NC (IPU)	PD (RN11)
TI	SN75LVCP601	PD (RN13)	NC	PD (RN83)	PD (RN23)	NC (IPU)	NC (IPU)	PH (RN8)	PH (RN10)
Parade	PS8527C	PD (RN13)	PD (RN16)	PD (RN83)	PD (RN23)	NC (1/2 VDD)	PD (RN19)	NC (1/2 VDD)	NC (1/2 VDD)

			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 NC 1	3dB 6dB 9dB	3dB 6dB 9dB	0 NC 1	0dB 1.5dB	0dB 1.5dB
2nd	TI	0 NC 1	7dB 0dB 14dB	7dB 0dB 14dB	0 NC 1	0dB -4dB -2dB	0dB -4dB -2dB
3rd	Parade	EQ2					
		EQ1					
		(M = VDD/2)					
		0 M	2.4dB	2.4dB			
		0 0	7.4dB	7.4dB			
		0 1	14.4dB	14.4dB	0	0dB	0dB
		M M	12.2dB	12.2dB	M	-3.5dB	-3.5dB
		M 0	9.4dB	9.4dB	1	-1.5dB	-1.5dB
		M 1	13.3dB	13.3dB			
		1 M	6.2dB	6.2dB			
		1 0	11.2dB	11.2dB			
		1 1	5dB	5dB			


\* red color is current setting

## +5V\_HDD source



## Free Fall Sensor

11/19



## DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





HDD CONN			Rev 1.0
Title	Document Number		
LA-C841P			
Date: Tuesday, September 08, 2015	Sheet 45	of 74	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Rev  
0.1

**PROPRIETARY NOTE:**  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

## TBT Power circuit



UT2 chip version	POP
A1 B1	LT2
B0	LT3




PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

		<b>Compal Electronics, Inc.</b>	
		<b>TBT-AR-SP(2/4) PWR,VSS</b>	
Title	Document Number	Rev 0.1	Date: Tuesday, September 08, 2015
Sheet 47	of 74	LA-C841P	







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

TBT-AR-SP(4/4) AUX SW conn




LA-C841P

Date: Tuesday, September 08, 2015 Sheet 49 of 74



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<6> PEG\_CTX\_C\_GRX\_P[0..15]>> PEG\_CTX\_C\_GRX\_P[0..15]  
<6> PEG\_CTX\_C\_GRX\_N[0..15]>> PEG\_CTX\_C\_GRX\_N[0..15]  
<6> PEG\_CRX\_GTX\_P[0..15]>> PEG\_CRX\_GTX\_P[0..15]  
<6> PEG\_CRX\_GTX\_N[0..15]>> PEG\_CRX\_GTX\_N[0..15]

Vinafix.com



Y33	PEG_CRX_C_GTX_P0	0.22U	0402	10V6K	1	2	CV30	PEG_CRX_GTX_P0
Y32	PEG_CRX_C_GTX_N0	0.22U	0402	10V6K	1	2	CV25	PEG_CRX_GTX_N0
W33	PEG_CRX_C_GTX_P1	0.22U	0402	10V6K	1	2	CV33	PEG_CRX_GTX_P1
W32	PEG_CRX_C_GTX_N1	0.22U	0402	10V6K	1	2	CV24	PEG_CRX_GTX_N1
U33	PEG_CRX_C_GTX_P2	0.22U	0402	10V6K	1	2	CV20	PEG_CRX_GTX_P2
U32	PEG_CRX_C_GTX_N2	0.22U	0402	10V6K	1	2	CV32	PEG_CRX_GTX_N2
U30	PEG_CRX_C_GTX_P3	0.22U	0402	10V6K	1	2	CV31	PEG_CRX_GTX_P3
U29	PEG_CRX_C_GTX_N3	0.22U	0402	10V6K	1	2	CV34	PEG_CRX_GTX_N3
T33	PEG_CRX_C_GTX_P4	0.22U	0402	10V6K	1	2	CV1006	PEG_CRX_GTX_P4
T32	PEG_CRX_C_GTX_N4	0.22U	0402	10V6K	1	2	CV1011	PEG_CRX_GTX_N4
T30	PEG_CRX_C_GTX_P5	0.22U	0402	10V6K	1	2	CV1007	PEG_CRX_GTX_P5
T29	PEG_CRX_C_GTX_N5	0.22U	0402	10V6K	1	2	CV1008	PEG_CRX_GTX_N5
P33	PEG_CRX_C_GTX_P6	0.22U	0402	10V6K	1	2	CV1005	PEG_CRX_GTX_P6
P32	PEG_CRX_C_GTX_N6	0.22U	0402	10V6K	1	2	CV1004	PEG_CRX_GTX_N6
P30	PEG_CRX_C_GTX_P7	0.22U	0402	10V6K	1	2	CV1010	PEG_CRX_GTX_P7
P29	PEG_CRX_C_GTX_N7	0.22U	0402	10V6K	1	2	CV1009	PEG_CRX_GTX_N7
N33	PEG_CRX_C_GTX_P8	0.22U	0402	10V6K	1	2	CV1014 Tropa@	PEG_CRX_GTX_P8
N32	PEG_CRX_C_GTX_N8	0.22U	0402	10V6K	1	2	CV1019 Tropa@	PEG_CRX_GTX_N8
N30	PEG_CRX_C_GTX_P9	0.22U	0402	10V6K	1	2	CV1015 Tropa@	PEG_CRX_GTX_P9
N29	PEG_CRX_C_GTX_N9	0.22U	0402	10V6K	1	2	CV1016 Tropa@	PEG_CRX_GTX_N9
L33	PEG_CRX_C_GTX_P10	0.22U	0402	10V6K	1	2	CV1013 Tropa@	PEG_CRX_GTX_P10
L32	PEG_CRX_C_GTX_N10	0.22U	0402	10V6K	1	2	CV1012 Tropa@	PEG_CRX_GTX_N10
L30	PEG_CRX_C_GTX_P11	0.22U	0402	10V6K	1	2	CV1018 Tropa@	PEG_CRX_GTX_P11
L29	PEG_CRX_C_GTX_N11	0.22U	0402	10V6K	1	2	CV1017 Tropa@	PEG_CRX_GTX_N11
K33	PEG_CRX_C_GTX_P12	0.22U	0402	10V6K	1	2	CV1022 Tropa@	PEG_CRX_GTX_P12
K32	PEG_CRX_C_GTX_N12	0.22U	0402	10V6K	1	2	CV1027 Tropa@	PEG_CRX_GTX_N12
J33	PEG_CRX_C_GTX_P13	0.22U	0402	10V6K	1	2	CV1023 Tropa@	PEG_CRX_GTX_P13
J32	PEG_CRX_C_GTX_N13	0.22U	0402	10V6K	1	2	CV1024 Tropa@	PEG_CRX_GTX_N13
K30	PEG_CRX_C_GTX_P14	0.22U	0402	10V6K	1	2	CV1021 Tropa@	PEG_CRX_GTX_P14
K29	PEG_CRX_C_GTX_N14	0.22U	0402	10V6K	1	2	CV1020 Tropa@	PEG_CRX_GTX_N14
H33	PEG_CRX_C_GTX_P15	0.22U	0402	10V6K	1	2	CV1026 Tropa@	PEG_CRX_GTX_P15
H32	PEG_CRX_C_GTX_N15	0.22U	0402	10V6K	1	2	CV1025 Tropa@	PEG_CRX_GTX_N15



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Meso-PCIE



LA-C841P

Date: Tuesday, September 08, 2015 Sheet 50 of 74



PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








check CT setting and confirm 0.95V source from which CPU rail






<55> DQA0\_0[31] <<>> DQA0\_0[31]  
 <55> DQA1\_0[31] <<>> DQA1\_0[31]  
 <55> MAA0\_0[8] <<>> MAA0\_0[8]  
 <55> MAA1\_0[8] <<>> MAA1\_0[8]  
 <55> EDCA0\_0[3] <<>> EDCA0\_0[3]  
 <55> EDCA1\_0[3] <<>> EDCA1\_0[3]  
 <55> DBIA0\_0[3] <<>> DBIA0\_0[3]  
 <55> DBIA1\_0[3] <<>> DBIA1\_0[3]

Place close to UV1




+VDD MEM15\_REFDA  
 +VDD MEM15\_REFSA



SIC 216-0866000 TROPX12 FCBGA902P C38  
 DIS@


<56> DQB0\_0[31] <<>> DQB0\_0[31]  
 <56> DQB1\_0[31] <<>> DQB1\_0[31]  
 <56> MAB0\_0[8] <<>> MAB0\_0[8]  
 <56> MAB1\_0[8] <<>> MAB1\_0[8]  
 <56> EDCB0\_0[3] <<>> EDCB0\_0[3]  
 <56> EDCB1\_0[3] <<>> EDCB1\_0[3]  
 <56> DBIB0\_0[3] <<>> DBIB0\_0[3]  
 <56> DBIB1\_0[3] <<>> DBIB1\_0[3]

Place close to UV1





<56> DQB0\_0[31] <<>> DQB0\_0[31]  
 <56> DQB1\_0[31] <<>> DQB1\_0[31]  
 <56> MAB0\_0[8] <<>> MAB0\_0[8]  
 <56> MAB1\_0[8] <<>> MAB1\_0[8]  
 <56> EDCB0\_0[3] <<>> EDCB0\_0[3]  
 <56> EDCB1\_0[3] <<>> EDCB1\_0[3]  
 <56> DBIB0\_0[3] <<>> DBIB0\_0[3]  
 <56> DBIB1\_0[3] <<>> DBIB1\_0[3]

MEMORY INTERFACE B



SIC 216-0866000 TROPX12 FCBGA902P C38  
 DIS@

Place RV187-RV189, CV348, CV349 close to UV1 within 1000mil



route 50ohms single-ended/100ohms diff and keep short  
 Debug only, for clock observation, if not needed, DNI 5mil


DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


Title		Meso-MEM Interface A	
Size	Document Number	LA-C841P	
Date:	Tuesday, September 08, 2015	Sheet	54 of 74

PROPRIETARY NOTE:  
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.










DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		+DCIN	
Size	Document Number	LA-C841P	
Date:	Tuesday, September 08, 2015	Sheet	57 of 79

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY




**Compal Electronics, Inc.**


**+5V\_ALW/3.3V\_ALW**

**LA-C841P**

Rev  
01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS



EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



DELL CONFIDENTIAL/PROPRIETARY


**Compal Electronics, Inc.**

+1VS\_VCCIO

LA-C841P

Rev  
0.1


Date: Tuesday, September 08, 2015 Sheet 61 of 79



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
+1.8VALWP/+1.5VSP			
Size	Document Number		Rev
	LA-C841P		0.1
Date:	Tuesday, September 08, 2015	Sheet	62 of 79



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.




Compaq Electronics, Inc.

Vcore ISL95855

LA-C841P

File: 12/15/2010 10:00:00 AM 1 of 1




VCC\_core  
TDC 49A  
Peak Current 60A  
OCP current 72A  
Choke DCR 0.9 +-7% ohm

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Doc	VCORE		
Size	Document Number	Rev	0.1
Date	Tuesday, September 06, 2016	Sheet	04 of 78


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




VCC\_GT  
TDC 41A  
Peak Current 55A  
OCP current 66A  
Choke DCR 0.9 +-7% ohm

VCC\_SA  
TDC 10A  
Peak Current 11.1A  
OCP current 13.32A  
Choke DCR 6.2+-5% ohm

DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
Title		VGT_VSA	
Size	Document Number	LA-C841P	
Date:	Tuesday, September 08, 2015	Sheet	65 of 79

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Charger	
Size	Document Number
Rev	0.1
Date	Tuesday, September 08, 2015
Sheet	66 of 79

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Purpose: Trigger PROCHOT# when active battery is removed from system.  
Allows EC to re-establish system performance for battery next in line.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Selector

LA-C841P


Date: Tuesday, September 08, 2015 Sheet 61 of 79

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






VCC CORE Place on CPU  
Back Side:  
220\_0603 \* 8 pcs + 10U\_0402\*28 pcs + 1U\_0201\*35 pcs  
Primary Side:  
220\_0603 \* 8 pcs+330u\_D2\*2 pcs

VCC GP Place on CPU  
Back Side:  
220\_0603 \* 8 pcs +10U\_0402\*35 pcs +1U\_0201\*68 pcs  
Primary Side:  
220\_0603 \* 12 pcs +470u\_D2\*2 pcs




VCC CORE Place on CPU  
Back Side:  
220\_0603 \* 2 pcs + 10U\_0402\*7 pcs + 1U\_0201\*3 pcs  
Primary Side:  
220\_0603 \* 2 pcs + 220u\_D2\*1 pcs



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET IS AN INVENTION OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.

Compaq Electronics, Inc.	
PROCESSOR DECOUPLING	
Docuement Number	LA-C841P
Rev	0.1
Date	10/26/94
Sheet	28 of 28




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
<b>+GPU_CORE</b>	
Document Number	LA-C841P
Rev	6.1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


+GPU\_CORE



AMD  
Tropo  
PROL(P)  
VDDC  
5\*22 uF  
1\*10 uF  
7\*2.2 uF  
20\*1 uF  
VDDCI  
2\*22 uF  
2\*10 uF  
7\*2.2 uF  
2\*1 uF

AMD  
Litho XT  
VDDC  
4\*10 uF  
30\*1 uF  
VDDCI  
1\*10 uF  
3\*1 uF

+0.9V\_VDDCI



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

GPU DECOUPLING

Title	Size	Document Number	Rev
LA-C841P	0.1		
Date: Tuesday, September 08, 2015	Sheet: 70	of: 79	



DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS



Compal Electronics, Inc.

Title			
<b>+2.5V MEM</b>			
Size	Document Number		Rev
	<b>LA-C841P</b>		<b>0.1</b>
Date:	Tuesday, September 08, 2015	Sheet 71	of 79

Rev 0.1



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

DELL CONFIDENTIAL/PROPRIETARY


**Compal Electronics, Inc.**


Title	GPU_VRAM(SYX198D)
-------	-------------------

Size	Document Number	Rev
	<b>LA-C841P</b>	0.1

Date: Tuesday, September 08, 2015 Sheet 72 of 79

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS







# Version Change List ( P. I. R. List )

Item Page# Title Date Request Owner

Issue  
Description

Solution  
Description

Rev.

1	74	Type-C PD	3/23	Compal	Ensure the DCIN_ACOK voltage level can not be divide.	Change the PR1865 PR1861 to 10K	X01
2	74	Type-C PD	3/23	Compal	Ensure the S6 Mosfet turn on sequency after PQ802 turn off to avoid the +SDC IN oscillate to cause audible noise when with M/B AC and TypeC AC then pulg out M/B AC	Change the PR1806 to 40.2K	X01
3	74	Type-C PD	3/23	Compal	Voiaad the +Vbus_DC_ss leak to +PWR_SRC when tininty dock with AC and M/B without AC	Depop PD1815 and PR1915	X01
4	74	Type-C PD	3/23	Compal	Reserve Dock AC_OK circuit to turn off the S8 and S9 when trinity dock plug in AC	Reserve PR1921 PD1817 PR1922 PR1926 PR1925 PR1923 PR1924 PD1818	X01
5	67	Cherger	3/23	Compal	Provide the charger operate voltage when M/B just has TypeC AC only	Add PD804	X01
6	67	Cherger	3/23	Compal	Avoid the +SDC IN oscillation to cause audible noise when system with M/B AC and TypeC AC then plug out M/B AC	Add PD805 PR843 PR842 PQ812 PR845 PR844 PR841 PR838 PQ811 PR839 PR840	X01
7	68	Selector	3/23	Compal	Avoid the +SDC IN oscillation to cause audible noise when system with E-DOCK AC and TypeC adapter then plug out E-DOCK AC	Add PD906 PR943 PR944 PQ999 PR942 PR940 PR941	X01
8	74	Type-C PD	4/10	Compal	Reserve circuit for charger adapter monitor function when system with trinity dock AC only	Add PR1927 PR1928 PQ1826 PQ1823 PR1885 PR1888 PR1884 PR1886 PR1887 PR1829 PR1832 PQ1818 PR1889 PR1890 PR1891	X02
9	67	Cherger	4/10	Compal	Avoid the +SDC IN oscillation to cause audible noise when system with M/B AC and TypeC AC then plug out M/B AC	Add PR1891 PR1889 PR1890 PR846 PC838 PQ813 PR847 PR848 PQ814 PR849	X02
10	74	Type-C PD	4/10	Compal	Add pull down for OVP circuit to enable OVP initial. Reserve control circuit from GPIO1 and GPIO2 for OVP function enable.	Add PR1927 PR1928 PQ1826 PQ1823 PR1885 PR1888 PR1884 PR1886 PR1887 PR1829 PR1832 PQ1818 PR1889 PR1890 PR1891	X02
11	74	Type-C PD	4/29	Compal	For reduce inrush current when dual AC and single AC (Dell request)	Add PU1805,PU1806,PC1831,PC1832,PQ1828,,PQ1827,PR1929,PR1930,PR1931,PR1932,PR1933	X02
12	74	Type-C PD	6/11	Compal	For reduce inrush current ( PQ1805 close late), change method for S6 control	Depop PR1805,PR1807,PR1811 Add PU1807,PR1934 PC1833	X02
13	68	Selector	6/11	Compal	add 1 GPIO to program PROCHOT_GATE	Add PQ912 PR945 PC909 PU904 PR946 PR947	X02
14							
15							
16							
17							


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
PWR P.I.R (1/1)			
Size	Document Number		Rev
	LA-C841P		0.3
Date:	Tuesday, September 08, 2015		Sheet 75 of 79

# Version Change List ( P. I. R. List )

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	21	PCH-H(6/9)	2015/02/28	COMPAL	Align PC14 GPIO for Non-DOCK	Reserve RH359 100K Pull down	0.2 (X01)
2	6, 9	+VCC_IO	2015/02/28	COMPAL	PC15 H Can't boot issue	Change +VCC_IO to +1.0VS_VCCIO	0.2 (X01)
3	20, 21	LAN_WAKE#	2015/02/28	COMPAL	LAN_WAKE# shut down auto pwr on issue	Pop RH93, Depop RL70	0.2 (X01)
4	17	PCH-H(2/9)	2015/03/02	COMPAL	DCI (Direct Connect Interface) test	Add RH364, RH365	0.2 (X01)
5	31	LAN	2015/03/02	COMPAL	IEEE EA measurement	Change LL2 ~ LL9 to 2.2 ohm Res (RL71~RL78)	0.2 (X01)
6	36	MEC5085	2015/03/09	COMPAL	AC_PRESENT need PH.	Add RE309 PH to +3.3V_ALW	0.2 (X01)
7	21	VGA	2015/03/09	COMPAL	0.1(X00) VGA no function	PH 2.2K ohm(RH369) to +3.3V_RUN on UH1.BE6 (DDPD_CTRLDATA)	0.2 (X01)
8	46	AR	2015/03/09	COMPAL	AR circuit modify	Add RT212 ~RT221, Reserve RT212 & RT214	0.2 (X01)
9	52	GPU	2015/03/09	COMPAL	Can't have different stencil for different GPU PWR jump	PJP1903 & RV1082, RV1083 Colay	0.2 (X01)
10	46	AR	2015/03/11	COMPAL	AR circuit modify	LSTX and LSRX link to Debug 3 and 4	0.2 (X01)
11	46	AR	2015/03/11	COMPAL	TBT & HDMI Priority	Swap AR DP0 & DP1	0.2 (X01)
12	20	PCH-H(5/9)	2015/03/11	COMPAL	HDD_FALL_INT PH	Add RH355	0.2 (X01)
13	46	AR	2015/03/12	COMPAL	AR circuit modify	Add RT222, RT223, RT224, RT225	0.2 (X01)
14	37	TPM	2015/03/12	COMPAL	TPM circuit modify	Add RZ112, RZ113, Depop RZ108	0.2 (X01)
15	21	PCH-H(6/9)	2015/03/12	COMPAL	DIMM TYPE GPIO	Add RH372	0.2 (X01)
16	26, 27	DP DeMux	2015/03/19	COMPAL	HDMI & DP EA Fail	UV28, UV29 change from Pericom to Parade solution.	0.2 (X01)
17	49	AR	2015/03/02	COMPAL	AR circuit modify	DOCK_AC_OK and SYSTEM_WAKE# link to Debug 1 and 2	0.2 (X01)
18	21	PCH-H(6/9)	2015/03/27	COMPAL	IR_CAM_DET# GPIO	IR Camera pin change and new GPIO on GPP_A23, include PU RH373	0.3 (X02)
19	46	TBT AR	2015/03/30	COMPAL	AR ROM PWR RAIL Modify	Remove RT214, RT215; Add PWR Rail +3.3V_TBT_FLASH_R	0.3 (X02)
20	37	USH & TPM2.0	2015/03/30	COMPAL	USH RST#	Add RZ114, RZ115 & Depop, USH RST#	0.3 (X02)
21	47	TBT AR	2015/03/30	COMPAL	Modify AR +3.3V_TBT_SX	DEPOP RT131	0.3 (X02)
22	46	TBT AR	2015/03/30	COMPAL	Add Reset IC for PD_RESET# AR reset must assert after +3.3V_TBT 100us	Add UT23, CT200, CT201, RT232, RT233, RT234, RT235	0.3 (X02)

DELL CONFIDENTIAL/PROPRIETARY

				<b>Compal Electronics, Inc.</b>	
<b>EE P.I.R (1/3)</b>					
Size	Document Number				Rev
	LA-C841P				02
Date:	Tuesday, September 08, 2015		Sheet	76	of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

### **Version Change List ( P. I. R. List )**

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
24	46	TBT AR	2015/03/30	COMPAL	Vendor recommend add PD_RESET# cap	Add @CT199	0.3 (X02)
25	47	TBT AR	2015/03/31	COMPAL	Give TBT_PWR_EN default value	Add pull down 10k(RT230)	0.3 (X02)
26	*	X'tal	2015/04/01	COMPAL	X'tal EA	Change CE28, CE29 from 33p to 27p Change CH4, CH5 from 18p to 15p Change CH13, CH14 from 22p to 15p Change CV163, CV163 from 6.8p to 10p	0.3 (X02)
27	49	TBT-AR	2015/04/02	COMPAL	AR PD TPS65982 Soft-start pin	Add CT202 0.22u	0.3 (X02)
28	48	TBT-AR	2015/04/02	COMPAL	UT17 LDO source change from +Vbus_1 to +PP_HV	UT17 LDO source change from +Vbus_1 to +PP_HV	0.3 (X02)
29	49	TBT-AR	2015/04/02	COMPAL	AR PD TPS65982 BUSPOWER_N change to VCC1V8D_TBTA_LDO	AR PD TPS65982 BUSPOWER_N change to VCC1V8D_TBTA_LDO	0.3 (X02)
30	30	eDP	2015/04/02	COMPAL	IR CAM Pin Define	NC JIR1 Pin4	0.3 (X02)
31	49	TBT-AR	2015/04/02	COMPAL	AR PD DEBUG	Add @RT236, RT237	0.3 (X02)
32	47	TBT-AR	2015/04/02	COMPAL	Follow CRB0.998	change UT2.R13 to +3.3V TBT_L,add CT203,CT204,LT2.change CT129,CT130,CT131 to 47uF,remove CT132	0.3 (X02)
33	36	MEC5085	2015/04/03	COMPAL	Change Board ID to X02	Change RE79 to 33K ohm	0.3 (X02)
34	20, 31	LAN SMBUS	2015/04/07	COMPAL	+3.3V_ALW_PCH and +3.3V_RUN backdrive EA	Pop RH67, RH77; Depop RC19, RC20	0.3 (X02)
35	33	JSIM1	2015/04/07	COMPAL	ME CONN	Change footprint to T-SOL_5-991503004000-6_8P-T	0.3 (X02)
36	33	JTHB1	2015/04/07	COMPAL	ME CONN	Change footprint to JAE_DX07B024XJ1R1100_24P-T	0.3 (X02)
37	25	HDMI	2015/04/08	COMPAL	HDMI EA	Depop RV302, RV654, RV683-RV693; Pop LV3, LV6, LV9, LV12, RV207	0.3 (X02)
38	25	HDMI	2015/04/08	COMPAL	HDMI EA	Remove RV654, RV683, RV684, RV685	0.3 (X02)
39	48	TBT-AR	2015/04/09	COMPAL	AR LDO PWR EN ADD Cap	Add CT205 & Depop	0.3 (X02)
40	26	PS8349B	2015/04/10	COMPAL	E-DOCK DP Port1 can't display	Add RV1102 CPU_DP1_AUXN_C 1M pull high +3.3V_RUN	0.3 (X02)
41	21	GPU PWR EN	2015/04/13	COMPAL	GPU lost intermittently	Pop RH346, Depop RH349	0.3 (X02)
42	35, 51	GPU_PWR_LEVEL	2015/04/13	COMPAL	GPIO[A7] (GPU_PWR_LEVEL) need to seeting to PP, so we can de-pop RV113,RE304.	Depop RV113, RE304	0.3 (X02)
43	41	DOCK_DP_HPD	2015/04/13	COMPAL	Depop DOCK DP HPD PD resistor for PS8349B/PS8348B internal PD.	Depop R268, R271	0.3 (X02)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title EE P.I.R (2/3)

Size Document Number LA-C841P Rev 02


Date: Tuesday, September 08, 2015 Sheet 77 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

# Version Change List ( P. I. R. List)


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
44	43	PAD & ME & LED	2015/04/14	COMPAL	JSIM1 CONN 2nd JAE	JSIM1 CONN 2nd JAE	0.4 (X03)
45	33	SIM Detect	2015/04/14	COMPAL	Add SIM Detect for Hot Plug	Add RI31 for SIM Detect	0.4 (X03)
46	35	EC	2015/04/20	COMPAL	Align PC U & H GPIO for EC common code	Add RE311 PU for AR_SMBUS_ALERT#	0.4 (X03)
47	42	KB	2015/04/20	COMPAL	Add PU for I2C TP Module	Add RZ116, RZ117	0.4 (X03)
48	26,27	Parade DeMux	2015/04/20	COMPAL	Vendor Parade suggest Parade DeMux output to Parade Redriver no need AUX PD/PU	Depop RV604, RV608, RV701, RV712	0.4 (X03)
49	46	TBT AR	2015/04/23	COMPAL	For layout space	Remove RT149, RT166	0.4 (X03)
50	46	TBT AR	2015/04/24	COMPAL	Follow Intel AR Reference	Change CT129~CT131 from 47u to 10u. Add CT206 10u	0.4 (X03)
51	49	TBT AR	2015/04/29	COMPAL	CONN Impact Type C return loss	Change JTHB1 from Hybrid to SMD type	0.4 (X03)
52	42	KB_TP	2015/05/05	COMPAL	TP function sometimes lag	CZ30, CZ31 change from 10p to 330p improve signal quality	0.5 (X03)
53	40	USB Charger	2015/05/05	COMPAL	Insert USB HDD Shut Down Issue	Add CI32 Poly 150U	0.5 (X03)
54	36	MEC5085	2015/05/05	COMPAL	AR no function at AC S5	UPD_GPU_SMBDAT/UPD_GPU_SMBCLK PU change from +3.3V_RUN to +3.3V_ALW	0.5 (X03)
55	38	M2280	2015/05/26	COMPAL	Insert NVME SATA LED no function	JNGFF3.10 connected to PCH_SATA_LED#	0.5 (X03)
56	35	EC	2015/05/26	COMPAL	For Type-C function	1. Add 5048 GPIO(PROCHOT_GATE) and reserve RE313 pull high 2. Add 5048(PD_ACE_DET#) for AR config? and pull high on RE312, PD ON RE314	0.5 (X03)
57	22	PCH(7/9)	2015/06/01	COMPAL	5.76GHz noise observed on thie Wi-Fi antenna	1. Add RC349 and CC310 on VCCHDA 2. Add RC350 and CC311 on VCCAPLL_1P0	0.5 (X03)
58	47	TBT AR	2015/06/01	COMPAL	AR IC PWR different by version	Add LT3	0.5 (X03)
59	47	TBT AR	2015/06/09	COMPAL	PWR Consumption measurement	Add PJP41, PJP42	0.5 (X03)
60	47	TBT AR	2015/06/09	COMPAL	ESD	Reserve DT25~DT28	0.5 (X03)
61	51	GPU	2015/06/10	COMPAL	For AR SMBUS	Depop QV14	0.5 (X03)
62	25	HDMI	2015/06/11	COMPAL	Remove HDMI choke	Add RV683, RV684, RV685, RV654; Pop RV686, RV687, RV688, RV689, RV690, RV691, RV692, RV693; Depop LV3, LV6, LV9, LV12; Change RV303 from 4.99K to 4.02K	0.5 (X03)
63	26, 27	*	2015/06/11	COMPAL	Dell recommend	Change RE312 from 100K to 330K Reserve CV1104, CV1105 for SW1_DP1_HPD & SW2_DP1_HPD	0.5 (X03)
64	35	EC	2015/06/11	COMPAL	PROCHOT_GATE default PD	Add RE315 PD 100K	0.5 (X03)
65	36	EC	2015/06/11	COMPAL	Win PE Global Reset Issue	Add QE11	0.6 (X04)
66	36	EC	2015/06/11	COMPAL	Intel Sequence Fail	Add UE5	0.6 (X04)

DELL CONFIDENTIAL/PROPRIETARY

			<b>Compal Electronics, Inc.</b>	
<b>EE P.I.R (3/3)</b>				
Size	Document Number			Rev 02
<b>LA-C841P</b>				
Date:	Tuesday, September 08, 2015		Sheet 78	of 78

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

***List\_)***

	<b>Compal Electronics, Inc.</b>		
	Title		
	<b>EE P.I.R (4/4)</b>		
	Size	Document Number	Rev
	<b>LA-C841P</b>	<b>0.2</b>	
Date:	Tuesday, September 08, 2015	Sheet 79 of 79	